



Shifters and Adders

Somayyeh Koochi

Department of Computer Engineering

Sharif University of Technology

Adapted with modifications from lecture notes prepared by author




Combinational shifters

- n Useful for arithmetic operations, bit field extraction, etc
 - ✓ Multiple shifts per clock cycle
 - ✓ A multiple-shift shifter requires additional connectivity
- n Latch-based shift register can shift only one bit per clock cycle


Barrel shifter

- n Can perform n -bit shifts in a single cycle
- n Efficient layout
- n Requires transmission gates and long wires
- n Accepts $2n$ data inputs and n control signals, producing n data outputs




Barrel shifter operation

- n Selects arbitrary contiguous n bits out of $2n$ input bits
- n Examples:
 - ✓ Right shift: data into top, 0 into bottom
 - ✓ Left shift: 0 into top, data into bottom
 - ✓ Rotate: data into top and bottom




Barrel shifter layout and cell

- n Two-dimensional array of $2n$ vertical \times n horizontal cells
- n Input data travels diagonally upward
- n Output wires travel horizontally
- n Control signals run vertically
 - ✓ Exactly one control signal is set to 1, turning on all transmission gates in that column



Barrel shifter in action

- n Large number of cells
 - √ but each one is small
- n Delay is large
 - √ Due to long wires
 - ∅ Large delay
 - √ Each signal traverse only one transmission gate from input to output
 - ∅ Small delay due to transmission gates





Adders

- n Adder delay is dominated by carry chain
- n Carry chain analysis must consider transistor and wiring delay
- n Modern VLSI favors adder designs which have compact carry chains



Full adder

n Computes one-bit sum, carry:

- ✓ $s_i = a_i \text{ XOR } b_i \text{ XOR } c_i$

- ✓ $c_{i+1} = a_i b_i + a_i c_i + b_i c_i$

n Various adder architectures differ from each other in carry generation circuit

- ✓ Ripple carry adder

- ✓ Carry-lookahead adder

- ✓ Carry-select adder

- ✓ Carry skip adder

- ✓ Manchester carry chain

- ✓ Serial adder



Ripple carry adder

- n n-bit adder built from cascading 1-bit full adders
 - √ Delay of ripple-carry adder goes through all carry bits
- n Efficient in FPGAs
 - √ Implement carry chain
 - ∅ E.g. : Xilinx XC4000
- n The worst in ASICs



Carry-lookahead adder

n First compute carry propagate, generate:

$$\checkmark P_i = a_i + b_i$$

$$\checkmark G_i = a_i b_i$$

n Compute sum and carry from P and G:

$$\checkmark s_i = c_i \text{ XOR } P_i \text{ XOR } G_i$$

$$\checkmark c_{i+1} = G_i + P_i c_i$$



Carry-lookahead expansion

n Can recursively expand carry formula:

$$\checkmark c_{i+1} = G_i + P_i(G_{i-1} + P_{i-1}c_{i-1})$$


$$\checkmark c_{i+1} = G_i + P_iG_{i-1} + P_iP_{i-1}(G_{i-2} + P_{i-1}c_{i-2})$$

n Recursively expanded formula does not depend on intermediate carries

\checkmark Can be computed from inputs directly

n Allows carry for each bit to be computed independently

Depth-4 carry-lookahead






Analysis

- n Increased complexity and area, reduced delay for small adder (e.g. 4-bit adder)
- n Deepest carry expansion requires gates with large fanin
 - √ So, slow
 - √ Limit number of inputs to 4 (depth-4 carry-lookahead) for each carry lookahead adder
 - ∅ So, hierarchical structure
- n Carry-lookahead unit requires complex wiring between adders and lookahead unit
 - √ Values must be routed back from lookahead unit to adder
- n Layout is even more complex with multiple levels of lookahead
 - √ Use ripple carry or carry-lookahead structure between different levels

Carry-skip adder

- n Looks for cases in which carry-out of a set of bits is identical to carry in
- n Typically organized into m -bit stages
- n If $a_i \neq b_i$ for every bit in stage
 - ✓ Bypass gate sends stage's carry input directly to carry output
 - ✓ O.W : generate carry
- n Figure : two-bit carry-skip structure






Carry-select adder


- n Computes two results in parallel
 - ✓ Each for different carry input assumptions
- n Uses actual carry-in to select correct result
- n Reduces delay to multiplexer
- n Carry-select adder can be divided to m-bit sub adders
 - ✓ Sub adder implemented as carry select adder
 - ✓ Carry ripple between sub adder
 - ✓ 32-bit adder : 8 mux-stage delay

Carry-select structure




Manchester carry chain

- n Precharged carry chain which uses P and G signals
 - ✓ Propagate signal connects adjacent carry bits
 - ✓ Generate signal discharges carry bit
- n Storage node holds the complement of the carry
- n Worst-case discharge path goes through entire carry chain
- n Widest transistor should be at the least-significant bit stage
 - ✓ They see the largest load




Serial adder

- n May be used in signal-processing arithmetic
 - ✓ Fast computation is important
- n Requires many clock cycle to add two n-bit numbers
 - ✓ But with very short cycle time
- n Simple and small
- n Data format (LSB first):



Serial adder structure

LSB control signal clears the carry shift register:






ALUs

- n ALU computes a variety of (bit-wise) logical and arithmetic functions based on **opcode**
 - ✓ Opcode together with carry-in determine the function
- n May offer complete set of functions of two variables or a subset
- n ALU built around adder, since carry chain determines delay

Function block circuit and ALU

- n Takes 2 data inputs and their complement along with 4 control signals
 - ✓ Can compute all 16 possible functions of the 2 data inputs
- n Function block may be used to compute required intermediate signals for a full-function ALU
- n Requires little area



ALU structure and design

- n 3 function blocks
 - ✓ Require a total of 12 opcode
- n P and G compute intermediate values from inputs
 - ✓ May not correspond to carry lookahead P and G for non-addition functions
- n Add unit is adder of choice
- n Output unit computes from sum, propagate signal

