

Amir Mahdi Hosseini Monazzah

Curriculum Vitae

Room 28,
School of Computer Science,
Institute for Research
in Fundamental Sciences (IPM),
Tehran, Iran. P. O. Box 19395-5746
☎ (+98 912) 236-2620
✉ monazzah@ipm.ir
🌐 <http://ce.sharif.edu/~ahosseini>
DOB: April 21, 1987



Education

- 2017–Present **Institute for Research in Fundamental Sciences (IPM), Tehran, Iran**, *Post-doc, Computer Engineering*, Under Supervision of Prof. Hamid Sarbazi-Azad.
- 2013–2017 **Sharif University of Technology, Tehran, Iran**, *Phd, Computer Engineering*, Under Supervision of Prof. Seyed Ghassem Miremadi.
GPA: 19.38/20
- 2016–2017 **University of California, Irvine, California, USA**, *Sabbatical, Reliable Embedded Systems*, Under Supervision of Prof. Nikil Dutt.
- 2010–2012 **Sharif University of Technology, Tehran, Iran**, *M.Sc., Computer Architecture*, Under Supervision of Prof. Seyed Ghassem Miremadi.
GPA: 17.91/20
- 2005–2009 **Islamic Azad University- South-Tehran Branch, Tehran, Iran**, *B.S., Computer Hardware Engineering*, Under Supervision of Mr. Fatehi Khajeh.
GPA: 17.71/20
- 2001–2005 **Dr. Hesabi High School, Tehran, Iran**, *High School Diploma, Mathematics and Physics*.
GPA: 18.8/20

Objective and Major Interests

1. **Test and reliability Challenges of Emerging Non-Volatile Memories.**
2. **Power and Reliability Challenges in Internet of Things (IoT) Applications.**
3. **Reliable Software for Unreliable Hardware.**
4. **Dependable Embedded Systems.**
5. **Reliability Issues in Multi-Core Systems .**

Honors & Awards

1. **Ranked 1st during the PhD program on hardware computer engineering at Sharif University of Technology.**
2. **Ranked 3rd among about 700 participants in PhD national entrance exam for graduate students in Computer Architecture.**
3. **Ranked 41st among about 15,000 participants in M.Sc. national entrance exam for graduate students in Computer Architecture.**
3. **Ranked 2^{ed} among about 100 students in B.S..**

Skills & Abilities

Programming Languages	VERILOG HDL, VHDL, SYSTEMC, C/C++
Tools	GEM5, COOJA, NVSIM, CACTI, MODELSIM, HDL DESIGNER, DESIGN COMPILER, QUARTUS, MATLAB (M-FILE PROGRAMMING, SIMULINK/STATEFLOW), CADENCE SOC ENCOUNTER, HSPICE
Software	LATEX, MS WORD, MS EXCEL

Teaching

- 2018 **Computer Architecture**, LECTURER, Sharif University of Technology.
- 2018 **Computer Architecture**, LECTURER, Amirkabir University of Technology.
- 2018 **Digital Design**, LECTURER, Iran University of Science and Technology.
- 2015 **Hardware Laboratory**, INSTRUCTOR, Sharif University of Technology.
- 2015 **Advanced Fault-Tolerant System Design**, TEACHER ASSISTANT, Sharif University of Technology, Under Supervision of Prof. Seyed Ghassem Miremadi.
- 2014 **Computer Architecture Laboratory**, INSTRUCTOR, Sharif University of Technology.
- 2014 **Fault-Tolerant System Design**, TEACHER ASSISTANT, Sharif University of Technology, Under Supervision of Prof. Seyed Ghassem Miremadi.
- 2013 **Digital Design Laboratory**, INSTRUCTOR, Sharif University of Technology.

Work Experience

- Summer 2008 **Internship**, IRAN KHODRO INDUSTRIAL GROUP, IKCO, Tehran, Iran.
The Complex of Computer Systems Supports and Maintenance

Publications

- J-1 H. FARBEH, **A. M. H. Monazzah**, E. ALIAGHA, AND E. CHESHMIKHANI "A-CACHE: ALTERNATING CACHE ALLOCATION TO CONDUCT HIGHER ENDURANCE IN NVM-BASED CACHES," ACCEPTED FOR PUBLICATION IN IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS (TCAS-II'19).
- J-2 **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "OPTIMAS: OVERWRITE PURGING THROUGH IN-EXECUTION MEMORY ADDRESS SNOOPING TO IMPROVE LIFE-TIME OF NVM-BASED SCRATCHPAD MEMORIES," IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (TDMR'16), VOL. 17, NO. 3, PP. 481-489, MAY 2017.
- J-3 Z. AZAD, H. FARBEH, **A. M. H. Monazzah**, AND A. G. MIREMADI, "AWARE: ADAPTIVE WAY ALLOCATION FOR RECONFIGURABLE ECCs TO PROTECT WRITE ERRORS IN STT-RAM CACHES," IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (TETC'17), EARLY ACCESS, 2017
- J-4 Z. AZAD, H. FARBEH, **A. M. H. Monazzah**, AND A. G. MIREMADI, "AN EFFICIENT PROTECTION TECHNIQUE FOR LAST LEVEL STT-RAM CACHES IN MULTI-CORE PROCESSORS," IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (TPDS'16), VOL. 28, NO. 6, PP. 1564-1577, JUNE 2017.
- J-5 **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "LER: LEAST ERROR RATE REPLACEMENT ALGORITHM FOR EMERGING STT-RAM CACHES," IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (TDMR'16), VOL. 16, NO. 2, PP. 220-226, JUNE 2016.

- C-1 B. SAFAEI, A. A. MOHAMMAD SALEHI, M. SHIRBEIGI, **A. M. H. Monazzah**, AND A. EJLALI, "PEDAL:POWER-DELAY PRODUCT OBJECTIVE FUNCTION FOR INTERNET OF THINGS APPLICATIONS," TO APPEAR IN PROCEEDINGS OF THE THE ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING (SAP), LIMASSOL, CYPRUS, APRIL 8-12, 2019.
- C-2 B. DONYANAVARD, **A. M. H. Monazzah**, T. MUCK AND N. DUTT, "EXPLORING HYBRID MEMORY CACHES IN CHIP MULTIPROCESSORS," IN PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RE-CoSoC'18), LILLE, FRANCE, JULY 9-11, 2018.
- C-3 B. SAFAEI, **A. M. H. Monazzah**, T. SHAHROODI, A. FARAJI, S. TABAEIAGHDAEIAND, AND A. EJLALI, "THE INFLUENCE OF OBJECTIVE FUNCTIONS ON PRIMITIVE PROPERTIES OF IoT INFRASTRUCTURES," IN PROCEEDINGS OF THE CSI INTERNATIONAL SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST), TEHRAN, IRAN, MAY 9-10, 2018.
- C-4 B. SAFAEI, **A. M. H. Monazzah**, M. B. BAFROEI, AND A. EJLALI, "RELIABILITY SIDE-EFFECTS IN INTERNET OF THINGS APPLICATION LAYER PROTOCOLS," TO APPEAR IN PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICRSRS'17), MILAN, ITALY, DECEMBER 20-22, 2017.
- C-5 Z. AZAD, H. FARBEH, AND **A. M. H. Monazzah**, "ORIENT: ORGANIZED INTERLEAVED ECCs FOR NEW STT-RAM CACHES," TO APPEAR IN PROCEEDINGS OF IEEE INTERNATIONAL SYMPOSIUM ON DESIGN, AUTOMATION, AND TEST IN EUROPE (DATE'18), DRESDEN, GERMANY, MARCH 19-23, 2017.
- C-6 G. GHASEMI, **A. M. H. Monazzah**, AND H. FARBEH, "RI-COTS: TRADING PERFORMANCE FOR RELIABILITY IMPROVEMENTS IN COMMERCIAL OF THE SHELF SYSTEMS," TO APPEAR IN PROCEEDINGS OF IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS'17), KISH ISLAND, IRAN, DECEMBER 21-22, 2017.
- C-7 **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "INVESTIGATING THE EFFECTS OF PROCESS VARIATIONS AND SYSTEM WORKLOADS ON ENDURANCE OF NONVOLATILE CACHES," TO APPEAR IN PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANO TECHNOLOGY SYSTEMS (DFT'17), CAMBRIDGE, UNITED KINGDOM, OCTOBER 23-25, 2017.
- C-8 B. DONYANAVARD, **A. M. H. Monazzah**, T. MUCK AND N. DUTT, "WORK-IN-PROGRESS: EXPLORING FAST AND SLOW MEMORIES IN HMP CORE TYPES," IN PROCEEDINGS OF IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS'17), SEOUL, SOUTH KOREA, OCTOBER 15-20, 2017.
- C-9 **A. M. H. Monazzah**, M. SHOUSHARI, S. G. MIREMADI, A. M. RAHMANI, AND N. DUTT, "QUARK: QUALITY-CONFIGURABLE APPROXIMATE STT-MRAM CACHE BY FINE-GRAINED TUNING OF RELIABILITY-ENERGY KNOBS ," IN PROCEEDINGS OF IEEE PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED'17), TAIPEI, TAIWAN, JULY 24-26, 2017.
- C-10 S. ASADI, **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "WIPE: WEAROUT-INFORMED PATTERN ELIMINATION TO IMPROVE THE ENDURANCE OF NVM BASED CACHES," IN PROCEEDINGS OF THE IEEE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC'17), TOKYO, JAPAN, JANUARY 16-19, 2017.
- C-11 E. CHESHMIKHANI, **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "INVESTIGATING THE EFFECTS OF PROCESS VARIATIONS AND SYSTEM WORKLOADS ON RELIABILITY OF STT-RAM CACHES," TO APPEAR IN PROCEEDINGS OF THE IEEE EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC'16), GOTHENBURG, SWEDEN, SEPTEMBER 5-9, 2016.

- C-12 S. G. GHAEMI, **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "LATED: LIFETIME-AWARE TAG FOR ENDURING DESIGN," IN PROCEEDINGS OF THE IEEE EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC'15), PARIS, FRANCE, SEPTEMBER 7-11, 2015.
- C-13 H. SAYADI, H. FARBEH, **A. M. H. Monazzah**, AND S. G. MIREMADI, "A DATA RE-COMPUTATION APPROACH FOR RELIABILITY IMPROVEMENT OF SCRATCHPAD MEMORY IN EMBEDDED SYSTEMS," IN PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANO TECHNOLOGY SYSTEMS (DFT'14), AMSTERDAM, NETHERLANDS, OCTOBER 1-3, 2014.
- C-14 H. M. MAKRANI, **A. M. H. Monazzah**, H. FARBEH, AND S. G. MIREMADI, "EVALUATION OF SOFTWARE-BASED FAULT-TOLERANT TECHNIQUES ON EMBEDDED OS'S COMPONENTS," IN PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DEPENDABILITY (DEPEND'14), LISBON, PORTUGAL, NOVEMBER 16-20, 2014.
- C-15 **A. M. H. Monazzah**, H. FARBEH, S. G. MIREMADI, M. FAZELI, AND H. ASADI, "FT-SPM: A FAULT-TOLERANT SCRATCHPAD MEMORY," IN PROCEEDINGS OF THE ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN'13), BUDAPEST, HUNGARY, JUNE 24-27, 2013.

Accomplished Projects & Term Papers

- 2014 **Advanced VLSI Design (Dr. S. Kouhi)**, EXPLORING THE PLACEMENT AND ROUTING OF ISCAS 89 CIRCUITS TECHNIQUES THROUGH SoC ENCOUNTER.
- 2014 **Hardware Security and Trust (Dr. S. Bayat Sarmadi)**, SIDE CHANNEL ATTACKS THROUGH ACOUSTIC EMANATIONS.
- 2014 **Electronic System Level Design (Dr. M. Goudarzi)**, IMPROVING THE PERFORMANCE OF AES ALGORITHM USING FPGA-BASED DESIGN.
- 2013 **Low Power Designs (Dr. A. Ejlali)**, INVESTIGATION OF DETERMINANT FACTORS OF MINIMUM OPERATING VOLTAGE OF LOGIC GATES IN 65-NM CMOS.
- 2013 **Advanced Storage Systems (Dr. Hossein Asadi)**, FILE SYSTEM AWARE REDUCTION OF WRITE AMPLIFICATION IN SSD BASE STORAGE SYSTEMS.
- 2011 **Reconfigurable Computing (Dr. Hossein Asadi)**, REDUCING HARD FIT RATES USING DYNAMIC RECONFIGURATION.
- 2011 **Embedded System Design Course (Dr. A. Ejlali)**, HARDWARE IMPLEMENTATION OF A PROPOSED EMBEDDED MONITOR SYSTEM.
- 2011 **Advanced microprocessors Course (Dr. A. H. Jahangir)** , PERFORMANCE ANALYSIS OF BRANCH PREDICTION ON STATE OF THE ART INTEL PROCESSORS.
- 2011 **Advanced Topics in Dependable Computing Systems Course (Prof. S. G. Miremadi)** , FAULT TOLERANT RECONFIGURABLE FPGAs.
- 2010 **Advanced Computer Architecture Course (Dr. A. H. Jahangir)** , INVESTIGATING THE SOFTWARE-BASED SPEEDUP METHODS *and* PARALLELIZATION OF PRIME NUMBER GENERATION USING MESSAGE PASSING INTERFACE.
- 2010 **Fault-Tolerant Systems Design (Prof. S.G. Miremadi)** , INVESTIGATING FAULT TOLERANT FEATURES IN MICROCONTROLLERS.

Languages

- Farsi **Native Speaker**
- English **Fluent**
- Arabic **Basic**