Back to the Yashil's homepage

Trumpet Lily, Golden Splendor

Niloofar 1
A Synthesizable RISC Processor
With Super-Scalar and Out-of-Order Implementation

 

 Hybrid Asiatic Lily, Luxor

  • Introduction

  • Instruction-Set Architecture (ISA)

  • Out-Of-Order Implementation

  • Pipeline Phases

  • Pipeline Timing

  • A Simple Simulation

  • A Simple Data Dependency Case

  • Memory Instructions

  • Defying Data Dependency

  • Structural Hazards

  • Branch Hazards

  • Memory Hazards

  • Synthesis

  • References

    •

    Ê 

      É

      Ê 

      É 


     

    Home

    ISA

    		 Phases Timing Branch Hazards Synthesis

    References